EE 434 FINAL EXAM Fall 2005 Name_____

Instructions. You may bring up to 6 sheets of notes to this exam which is comprised of 8 problems and 10 questions. The weight for each question is 2 points and for each problem is 10 points. Please solve the problems and include your answers directly on the exam sheet.

Unless specified directly in a problem, if references to semiconductor processes are needed, assume a CMOS process is available with the following key process parameters; $\mu_n C_{OX}=100\mu A/v^2$, $\mu_p C_{OX}=30\mu A/v^2$, $V_{TNO}=0.5V$, $V_{TPO}=-0.5V$, $C_{OX}=2fF/\mu^2$, $\lambda = 0$, $\gamma = 0$, Cbdbot = $0.5fF/\mu^2$, and Cbdsw = $2.5fF/\mu$. and all npn bipolar transistors are characterized by the parameters $\beta = 100$, $V_{AF}=4$, and $J_S=3E-19A/\mu^2$. If more detailed process parameters are needed, refer to the list of parameters on the last page of this exam. If any other process parameters are needed, specify clearly what process parameter is needed and specify a typical value for that parameter.

Q1 What are the two reasons the fuses see minimal use in FPGAs?

Q2 How many transistors are needed for a clocked edge-triggered master-slave S-R flip flop if static CMOS gates are used to implement the entire structure?

Q3 There are two main strategies used to implement the Boolean Blocks in an FPGA. What are they?

Q4 Why is the turn-around for mask-programmable ROM arrays much quicker than for full-custom logic?

Q5 Pad drivers are widely used in conjunction with designing Boolean systems. What is the major purpose of pad drivers?

Page 2 of 11

Q6 If you have a choice of building a variety of logic functions using either all Static CMOS NAND gates or all Static CMOS NOR gates and if all gates are to be sized for equal worst-case rise and fall times, will the NAND or the NOR style provide, on the average, lower static power dissipation? Why?

Q7 What is the major reason NMOS logic has been replaced with CMOS logic in large digital systems designed today?

Q8 What will be the approximate minimum gate length in semiconductor processes in the year 2010?

Q9 Why is the clock period of a microprocessor so much longer than the propagation delay of the basic gates that are internal to the processor?

Q10 What is the major reason contacts to poly are not allowed on top of the channel region of the MOS transistor?

Problem 1 The layout of a resistor in Poly 2 is shown. Determine the resistance between nodes A and B. The width of the resistor body is 0.25μ . A grid surrounding the resistor has spacing between the major grid marks as indicated.



Problem 2 Assume the cost of 8 inch wafers in a 0.25μ process is \$1200, the cost of 12 in wafers in a 0.1μ process is \$3600, the defect density in the 0.25μ process is $1.5/\text{cm}^2$ and the defect density in the 0.1μ process is $0.75/\text{cm}^2$. If the cost per good die of an all-digital circuit in the 0.25μ process is \$0.40, what would be the anticipated manufacturing cost of the same circuit in the 0.1μ process?

Page 5 of 11

Problem 3 A logic circuit designed in conventional static CMOS is shown. Assume all gates are sized for equal worst-case rise and fall times and that the input capacitance of an equal rise/equal fall reference inverter is 2fF and that it has a propagation delay ($T_{HL} + T_{LH}$) of 20psec. The overdrive factor, if different than 1, is indicated by the number on the gate symbol.

- a) Determine the propagation delay $(T_{HL} + T_{LH})$ from the E input to the Y output
- b) Repeat part a) if the 4-input NOR gate uses all minimum sized transistors.



Problem 4 Assume that amplifier shown is to be fabricated in a 0.5 μ process with process parameters determined on the last page of this exam. The resistor R₁ is 10K Ω , R₂ is 5K Ω and the capacitor C is large.

- a) If the drawn length of the transistor is 0.6μ , determine the width so that the quiescent value of the voltage V₁ is 2V.
- b) With the device sized as specified in part a), determine $\boldsymbol{U}_{OUT}(t)$ if

U_{IN}(t)=.001sin500t.



- Problem 5 A signal X appears at the input of a minimum-sized equal rise/fall time inverter. This signal must be taken off-chip. The total capacitance seen at the pad for taking this signal off chip is 40pF.
- a) What is the size of the n-channel transistor in the last stage of an equal rise/equal fall pad driver that is designed to minimize the delay in driving the load. Assume you are working in a 0.5μ CMOS process
- b) What is the dynamic power dissipation in the last stage of this pad driver?

Probhlem 6 Three logic circuits are shown. For each circuit, identify the type of logic that is being used and determine the corresponding output variable F.



Page 9 of 11

Problem 7 A sea of gates array is shown. With metal interconnect and appropriate vias, program this array to implement the function indicated by the circuit shown. Show where V_{DD} and V_{SS} are connected to the array as well.



Page 10 of 11

Problem 8 Assume all capacitors are large and that the MOS transistors are operating in the saturation region and that the BJT is operating in the forward active region.

a) Draw the dc equivalent circuit for this amplifier.

b) Draw the small-signal equivalent circuit using the dependent-source models for the active devices. You may neglect the output conductance in the small-signal models for all devices.



Page 11 of 11

TRANSISTOR PARAMETERS	W/L	1	N-CHANNEL	P-CHANNE	L UN	IITS		
MINIMUM Vth	3.0/0	0.6	0.78	-0.9	93 vo	olts		
SHORT Idss Vth Vpt	20.0/	/0.6	439 0.69 10.0	-238 -0.9 -10.0	uA 90 vo 9 vo	l/um lts lts		
WIDE Ids0	20.0/	/0.6	< 2.5	< 2.5	б рА	/um		
LARGE Vth Vjbkd Ijlk Gamma K' (Uo*Cox/2) Low-field Mobility	50/50	D	0.70 11.4 <50.0 0.50 56.9 474.57	-0.9 -11.7 <50.0 0.5 -18.4 153.4	95 vo vo pA 88 V^ 8 uA 86 cm	olts olts 0.5 h/V^2 h^2/V*s		
COMMENTS: XL_AMI_C5F								
FOX TRANSISTORS Vth	TRANSISTORS GATE D Poly		N+ACTIVE P+ACTIVE >15.0 <-15.0		YE UN) vo	IITS olts		
PROCESS PARAMETERS Sheet Resistance Contact Resistance Gate Oxide Thickness	N+ACTV P- 82.7 10 56.2 13 144	+ACTV 03.2 18.4	POLY P 21.7 14.6	LY2_HR F 984 3 2	POLY2 89.7 24.0	MTL1 0.09	MTL2 0.09 0.78 ang	UNITS ohms/sq ohms strom
PROCESS PARAMETERS Sheet Resistance Contact Resistance	Р ((MTL3 0.05 0.78	N\PLY 824	N_WELL 815	UN oh oh	UITS ums/sq ums		

COMMENTS: N\POLY is N-well under polysilicon.

			DOT I	DOT 170	3.41	140	140	NT 1.1111 T	TINTERO
CAPACITANCE PARAMETERS	N+ACIV	P+ACIV	POLI	POLIZ	I™⊥	MZ	1™3	N_WELL	UNIIS
Area (substrate)	429	721	82		32	17	10	40	aF/um^2
Area (N+active)			2401		36	16	12		aF/um^2
Area (P+active)			2308						aF/um^2
Area (poly)				864	61	17	9		aF/um^2
Area (poly2)					53				aF/um^2
Area (metall)						34	13		aF/um^2
Area (metal2)							32		aF/um^2
Fringe (substrate)	311	256			74	58	39		aF/um
Fringe (poly)					53	40	28		aF/um
Fringe (metall)						55	32		aF/um
Fringe (metal2)							48		aF/um
Overlap (N+active)			206						aF/um
Overlap (P+active)			278						aF/um